 Abstract-We propose a heterostructure device comprised of magnets and piezoelectrics that significantly improves the delay and the energy dissipation of an all-spin logic (ASL) device. This paper studies and models the physics of the device, illustrates its operation, and benchmarks its performance using SPICE simulations. We show that the proposed device maintains lowvoltage operation, non-reciprocity, non-volatility, cascadability, and thermal reliability of the original ASL device. Moreover, by utilizing the deterministic switching of a magnet from the saddle point of the energy profile, the device is more efficient in terms of energy and delay and is robust to thermal fluctuations. The results of simulations show that compared to ASL devices, the proposed device achieves 21× shorter delay and 27× lower energy dissipation per bit for a 32-bit arithmetic-logic unit (ALU).
valve (NLSV), in which a pure spin current applies a spintransfer torque (STT) on a free magnet and flips its orientation. Most of the spin current, however, is shunted to ground and wasted. Moreover, the experimental evidence for the operation of the NLSV is limited to only one report [18] . Second, the reliable 180 0 switching of a magnet using STT is known to be quite slow (~ few nanoseconds) and requires large current densities [19] . Passing large currents through select transistors for such large time periods results in prohibitively large energy per binary-switching operation. As a result, even when supply clocking is used [17] , a 32-bit arithmetic-logic unit (ALU) based on ASL is projected to dissipate more than four orders of magnitude more energy compared to its CMOS counterpart [20] .
Recent theoretical predictions of reliable magnetic reversal demonstrate that magnets initialized at their saddle point of energy profile require far less switching energy [21] . Moreover, the energy-efficient 90 0 rotation of magnets using magnetostriction is demonstrated [22] . Informed by the recent developments, this paper proposes a novel spintronic logic device [23] comprising of a piezoelectric-magnetic heterostructure that employs both the voltage-controlled, strain-mediated, magnetoelectric switching and the STT switching from the saddle point of energy. In contrast to ASL, the STT in the proposed logic is created by the conventional spin valve (CSV) structure for which there are many experimental demonstrations [24] - [25] . The proposed device uses a clocking scheme to ensure non-reciprocity by initializing the receiving magnet at the saddle point of the energy landscape. Moreover, the clocking scheme enables the device to be cascaded in a domino logic scheme; thus, the overall delay and the energy dissipation of a more complicated circuit like a 32-bit ALU further improves. In this paper, the impact of pulse skew and amplitude on the delay and the energy of the proposed device is studied as well.
The rest of the paper is organized as follows. Section II elaborates on the operation and the modeling of the proposed magnetostriction-assisted all-spin logic (MA-ASL) device and clocking circuitry. Section III benchmarks the energy dissipation and the delay of a 32-bit MA-ASL ALU against selected CMOS and the original ASL. Section IV analyzes the impact of thermal noise and pulse skew on the operation and the performance of the MA-ASL device. Section V provides the conclusion. Fig. 1a . First, the receiver magnet is reoriented via magnetostrictive switching due to the voltage applied to the piezoelectric layer at the receiver side, VPIEZO, 2, from 0 to 1 , as shown in Fig. 1b . The applied voltage generates an anisotropic strain that couples to Magnet 2 altering the magnetoelastic energy of the magnet; therefore, the easy axis rotates from the x to the y direction. As a result, Magnet 2 rotates to the y direction, Fig. 1c . By switching off ,2 at 1 , the easy axis rotates back to the x direction; thus, the magnet will be placed at the meta-stable saddle point of its energy profile, and the magnet will be equally probable to fall into the +x or -x directions. To break the symmetry, an electrical current with a spin polarization opposite to the orientation of Magnet 1 is applied to Magnet 2 from 1 to 2 , forcing Magnet 2 to rotate to the -x direction, opposite to the orientation of Magnet 1, as shown in Fig. 1a , Fig. 1c . Therefore, the proposed structure acts as an inverter. Providing a large pulse current at a very low voltage would require a large portion of the energy to be dissipated in the driver transistors. Hence, the driver circuit, shown in Fig. 1a , is proposed to more efficiently generate the required pulse current. To reduce the energy dissipation, the voltage drop on the transistor is limited to the voltage of a CMOS transistor.
To model the operation of driver transistors, predictive technology models [26] are utilized, while SPICE models are developed to model the operation of spintronic parts following a similar approach taken in [27] . To account for the physics of the device, we need to self-consistently solve the equations governing the dynamics of the magnetization, spin transport in the metallic channel, and magnetostriction. The magnetization dynamics is explained by the stochastic LLG equation
in which ⃗⃗ , ,⊥ , , 0 , , represent the magnetic orientation, the perpendicular spin current, the number of spins in the magnet, the free space permeability, the Gilbert damping coefficient, and the gyromagnetic ratio [27] - [28] . The net magnetic field, ⃗ ⃗ , is comprised of the uniaxial anisotropy field, ⃗ ⃗ , the demagnetization field, ⃗ ⃗ , and the thermal noise field, ⃗ ⃗ ℎ , which models the statistical thermal motion of the electrons [27] . For the MA-ASL device, the anisotropic field, ⃗ ⃗ , is due to the variations in the magnetoelastic energy, [29] ,
In (2), and represent the magnetostrictive coefficient and the Young's modulus, respectively, and , , and are the magnetic orientation along the x, the y, and the z directions, respectively. In (2), , , and are components of the strain matrix; hence, the anisotropic field is derived as
where 0 and represent the permeability of free space and saturation magnetization. In (3), the energy density, , due to By applying the pulse, VPIEZO, 2, at T0, Magnet 2 reorients from a stable state the +x direction to the meta-stable state, the y direction. Then, VPIEZO, 2 is turned off, and the current provided by the driver circuit, IPW, is turned on. The current becomes spin polarized when passing through Magnet 1, oriented in the +x direction, and applies a torque to Magnet 2, which reorients from the y direction to the -x direction, the other stable state. (c) First, the orientation of Magnet 2, rotates by 90 0 from ⃗⃗ to ⃗⃗ using magnetostrictive switching; then, it reorients by 90 0 from ⃗⃗ to ⃗⃗ using the spin-transfer torque. Fig. 2 : Generated strain is simulated using a Comsol model developed from the piezoelectric parameters of PMN-PT [30] . Results shown for (a) the device and (b) the cross-section of the magnet demonstrate that the net strain of 1200 ppm will be transferred to the magnet. the magnetostriction, is proportional to the net anisotropic strain [23] ,
where 11 and 22 are elastic stiffness constants [23] ,
in which 31 and 32 are piezoelectric constants. The transferred anisotropic strain to the magnet is investigated using COMSOL based on PMN-PT material parameters (Table 1 ) [30] . As Fig. 2 shows, a large net anisotropic strain (ϵ yy − ϵ xx ) of 1200 ppm is transferred to the magnet, when ,2 is 100 mV. The generated strain is large enough to reorient magnets by 90 0 . Spin transport in the metallic channel, connecting the input magnet to the output magnet, is accounted using the driftdiffusion equation for the overall spin density,
in which , , , , and are the spin density, the diffusion coefficient, the electron mobility, the electric field intensity, and the spin relaxation time, respectively [27] . The equation is modeled using the circuit elements, presented in [27] for a metallic channel, calibrated with experimental results [34] . The impact of variations of spin relaxation mechanism, due to size effects and geometrical dimensions, on the delay and the energy dissipation of a metallic channel is studied in [12] . Spin transport equation for the metallic channel, magnetostriction, and stochastic LLG equations are solved self-consistently using SPICE simulations. The simulation parameters are shown in Table 1 . Moreover, simulations are done for a 3-stage cascaded inverter chain of magnets as illustrated in Fig. 3a . First, Magnet 2 and Magnet 3 are initialized in the y direction by applying piezoelectric voltage pulses, Fig. 3b . Then, voltage pulses are turned off sequentially, and current pulses are applied to perform the second 90 0 switching. As shown in Fig. 3c , by initializing the magnets simultaneously, the first 90 0 of magnetization switching, which takes ~1 ns, is more than 10 times larger than the second 90 0 switching, but is shared between the two magnets; thus, the overall delay is improved. The benefit of this approach obviously grows as the logic depth (the number of cascaded gates) increases.
III. 32-BIT MA-ASL ALU
At the heart of an arithmetic logic unit (ALU) is the arithmetic operations (AO) block, which performs operations such as addition, subtraction, NAND, and NOR. For a 32-bit ALU, operations are done on two 32-bit input numbers A and B. In contrast to NAND and NOR operations, addition and subtraction operations cannot be done in parallel. As Fig. 4 illustrates, the addition of A and B is done by a 32-bit ripple carry adder in which the result is S. The addition operation requires propagating the carry signal, C i bits, in the critical path from one bit to the next bit. Therefore, the propagation delay of carry bits across the 32-bit adder dominates the delay of an ALU. For a 32-bit MA-ASL ripple-carry adder, the critical path is comprised of 32 full adders each consisting of two magnets in the path. In a cascade scheme like Fig. 3 , all 64 magnets are initialized simultaneously; thus, the overall delay is
where 32− − , , and are the delay of the 32-bit adder, the initializing time of 1 ns due to magnetostrictive switching, and the delay of switching from the saddle point due to STT, about 35 ps for an error rate below 10 −3 , respectively. Thus, the overall delay of the 32-bit adder will be 3.3 ns. By accounting for the 32-bit adder, repeaters at each 300 nm, NAND and NOR gates, and other gates of a 32-bit MA-ASL ALU, the delay and the energy dissipation will be 11.8 ns and 5.2 pJ, respectively. Compared to the delay and the energy dissipation of a 32-bit ASL ALU, those of MA-ASL show 21x and 27x improvement, respectively, Fig. 5 . However, the delay and the energy of the device compared to those of TFETs and CMOS devices are still larger. Although spintronic devices cannot compete against CMOS devices in Boolean applications, such as 32-bit adders and ALUs, these devices may compete against CMOS in non-Boolean applications because of efficient implementation of majority gates in spin-based devices. Furthermore, by accounting for the significant improvement of the energy and the delay of the MA-ASL compared to those of ASL, the device may become competitive against CMOS for non-Boolean applications. Even in the case of Boolean computations, by taking advantage of pipelining in the design of complicated systems such as 32-bit ALUs, slow and low-energy devices may become more competitive. In a pipelining scheme, the output magnet of FA i+1 will be initialized right after the C i bit is generated by FA i . Thus, FA i can immediately operate on the next bit in line without waiting for the previous bit to propagate to the last magnet in the line, which represents C 32 .
In this scheme, the delay to generate the last bit, C 32 , is 32 + 64 , larger than the delay of the domino MA-ASL adder, explained above. However, a new result is generated each + 2 instead of each + 64 . Thus, the throughput of the 32-bit adder, the heart of an ALU block, further increases.
IV. CLOCKED MA-ASL
Operating the MA-ASL device either as a domino logic or as a pipeline, requires a clocking scheme that precisely accounts for the times required to perform the first half of the switching, done through magnetostrictive switching, and the second half of the switching, done through applying STT. The 90 0 magnetic rotation time under STT is inversely proportional to the amplitude of the pulse current [28] ; thus, by increasing the amplitude of the pulse current, delay decreases; hence, the width of the required pulse current decreases; thus, lower energy must be dissipated to reach to a certain error rate, Fig. 6 . However, the amplitude of the pulse current is limited to the maximum current, not reaching to electromigration [35] . The energy dissipation is mainly associated with three parts: (1) the transistors of the driver circuit, illustrated in Fig. 1a , about 2 fJ, (2) ohmic energy dissipation inside the MA-ASL device during the STT switching, about 0.2 fJ, and (3) in the form of 2 to provide pulse voltages of the piezoelectric, in the range of a few aJs. We have accounted for these factors in calculating the total energy dissipation of the device.
The proper operation of the proposed domino logic and the pipelining schemes, depends on turning off the piezoelectric : Increasing the amplitude of the pulse current, lowers the required pulse width to reach to the same error rate; thus, as pulse amplitude increases, lower energy is required to reach to the same error rate. However, the amplitude of the pulse current cannot exceed certain maximum limits due to electromigration [35] . . Positive compared to negative pulse skew, has more impact on increasing delay; hence, the device can be designed with a small embedded negative pulse skew to offset any undesired positive pulse skew due to fabrication limitations and inaccuracies.
pulses and applying spin current pulses simultaneously at 1 , Fig. 1b . However, due to factors including the inaccuracies and the limitations of the fabrication processes, the two clocks perform with a negative or a positive pulse skew defined as 1 ′ − 1 in Fig. 7a . At 1 , Magnet 2 is placed at the meta-stable saddle point of the energy profile and equally probable to fall into the stable directions, +x or -x. In the absence of STT due to a positive pulse skew, the magnet starts to randomly switch to one of the stable directions; hence, when STT is applied at 1 ′ , magnetization is deviated from the y axis, the meta-stable point of energy, by an angle ′ ; thus, the longer pulse width and switching time are expected (Fig. 7b) . Increasing the positive pulse skew, increases the angle, ′ ; hence, delay further increases. Although a negative pulse skew may contribute to a non-zero ′ , the deviations in the case of a negative pulse skew compared to that of a positive pulse skew will be smaller due to the presence of the magnetoelastic energy. Thus, designing an MA-ASL-based circuit with a small embedded negative pulse skew about 5-10 ps offsets probable undesired positive skews due to fabrication inconsistencies.
V. CONCLUSION
Studies have examined ASL devices for various Boolean and non-Boolean applications owning to their efficient implementation of majority gates, low voltage operation, and non-volatile memory. This paper proposes an ASL-based heterostructure of magnets and piezoelectrics that employs both magnetostriction and STT to perform magnetization reversal. The proposed device excels in domino logic and pipelining schemes using the driver circuit, proposed in the paper. The performance of the device is benchmarked against ASL, TFETs, and CMOS technologies. The paper illustrates that the energy and the delay performance of a 32-bit ALU designed by the MA-ASL device compared to those of the ASL device show 21x and 27x improvement, respectively. However, the device cannot compete against CMOS devices in implementing Boolean functions, but the device, augmented by the advances in piezoelectric and magnetic materials, may become competitive against CMOS in implementing nonBoolean functions.
